

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 841 750 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

13.05.1998 Bulletin 1998/20

(51) Int. Cl.⁶: H03K 5/1252

(21) Application number: 97119666.2

(22) Date of filing: 10.11.1997

(84) Designated Contracting States:

AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 11.11.1996 JP 298526/96

(71) Applicant: NEC CORPORATION

Tokyo (JP)

(72) Inventor: Suto, Shinichi

Minato-ku, Tokyo (JP)

(74) Representative:

Baronetzky, Klaus, Dipl.-Ing. et al
PatentanwälteDipl.-Ing. R. Splanemann, Dr. B. Reitzner, Dipl.-
Ing. K. Baronetzky


Tal 13

80331 München (DE)

(54) Input signal reading circuit having a small delay and a high fidelity

(57) An input signal reading circuit comprises an up-down counter receiving an input signal and a sampling clock to count up the sampling clock when the input signal is at a high level and to count down the sampling clock when the input signal is at a low level. The up-down counter outputs an underflow signal when a count value of the up-down counter becomes zero. A comparator compares the count value of the up-down counter with a reference value held in a register, to generate a coincidence signal when the count value of the up-down counter becomes coincident with the reference value. A RS flipflop is set by the coincidence signal to bring the read-out signal into a high level, and is reset by the underflow signal to bring the read-out signal into a low level.

Fig. 3



EP 0 841 750 A1

Description

Background of the Invention

Field of the invention

The present invention relates to an input signal reading circuit, and more specifically to an input signal reading circuit for stably reading a noisy input signal with a small amount of delay and a high degree of fidelity.

Description of related art

Japanese Patent Application Pre-examination Publication No. JP-A-57-087232 (the content of the which is incorporated by reference in its entirety into this application, and also an English abstract of JP-A-57-087232 is available from the Japanese Patent Office and the content of the English abstract of JP-A-57-087232 is also incorporated by reference in its entirety into this application) discloses one typical prior art input signal reading circuit, which will be now described with reference to Figs. 1 and 2. Fig. 1 is a simplified block diagram of the prior art input signal reading circuit disclosed in JP-A-57-087232, and Fig. 2 is a timing chart illustrating an operation of the prior art input signal reading circuit disclosed in JP-A-57-087232.

As shown in Fig. 1, the prior art input signal reading circuit disclosed in JP-A-57-087232 includes an integral counter, namely, an up counter 5 for sample-counting an input signal S₁, and a timing pulse generator 6 for generating a sampling clock and a read timing pulse S₈. The up counter 5 is controlled by the input signal S₁ to count the sampling clock only when the input signal S₁ is at a high level, and to output a signal S₇ of a high level when a count value of the up counter 5 is equal to or larger than a predetermined constant value (threshold value) preset in the up counter itself. When the count value of the up counter 5 is smaller than the predetermined constant value, namely, when the count value of the up counter 5 has not yet reached the predetermined constant value, the up counter 5 outputs the signal S₇ of a low level. When the read timing pulse S₈ is generated by the timing pulse generator 6, the up counter 5 is reset or cleared, to re-start a count-up from an initial value. On the other hand, a D-type flipflop 7 latches the signal S₇ at each time the read timing pulse S₈ is generated, and a Q output of the D-type flipflop 7 is outputted as a read-out output signal S₉ of the input signal S₁.

Thus, by appropriately selecting the frequency of the sampling clock and a period of the read timing pulse S₈, a noise contained in the input signal S₁ is removed as shown in the timing chart of Fig. 2.

As seen from the timing chart of Fig. 2, the prior art input signal reading circuit is constructed to detect, in synchronism with the read timing pulse S₈, whether or not the count value of the up counter 5 reaches the pre-

determined constant value, namely, whether or not the up counter 7 outputs the output signal S₇ of the high level. Furthermore, the up counter 5 is reset in synchronism with the read timing pulse S₈, namely, at the period of the read timing pulse S₈. Therefore, although the count value of the up counter 5 has already reached the predetermined constant value, the high level output signal of the up counter 5 is not detected unless the read timing pulse S₈ is outputted. In addition, since advancement of the counting is delayed by the low level noise, if the count value of the up counter 5 does not reach the predetermined constant value until the read timing pulse S₈ is outputted, the count value of the up counter 5 is reset, so that the high level output signal of the up counter 5 is not detected. As a result, the detection timing is significantly delayed, as shown in a left half of Fig. 2, and in extreme case, although a high level input signal is received, it is not possible to detect the input signal, as shown in a right half of Fig. 2.

Summary of the Invention

Accordingly, it is an object of the present invention to provide an input signal reading circuit which has overcome the above mentioned defect of the conventional one.

Another object of the present invention is to provide an input signal reading circuit capable of stably reading a noisy input signal with a small amount of delay and a high degree of fidelity.

The above and other objects of the present invention are achieved in accordance with the present invention by an input signal reading circuit comprising an up-down counter receiving an input signal and a sampling clock to count up the sampling clock when the input signal is at an active level and to count down the sampling clock when the input signal is at an inactive level, the up-down counter outputting an underflow signal when a count value of the up-down counter becomes an initial value;

a register for holding a reference value;
a comparator comparing the count value of the up-down counter with the reference value of the register, to generate a coincidence signal when the count value of the up-down counter becomes coincident with the reference value of the register; and
an output circuit receiving the underflow signal and the coincidence signal for outputting a read-out signal, the output circuit responding to the coincidence signal to bring the read-out signal into a first level and responding to the underflow signal to bring the read-out signal into a second level different from the first level.

With the above mentioned arrangement, the up-down counter counts down when the input signal of the inactive level (for example, a low level) is received.

When an noise is inputted instantaneously, the up-down counter counts down, however, the noise cannot be considered to continue for a long time. Therefore, if the input signal of the active level (for example, a high level) is received in a general situation, the counter finally reaches the reference value. As soon as the count value of the up-down counter reaches the reference value, the read-out signal is brought into a first level (for example, a high level). Namely, it is regarded that the active level of the input signal is detected. If the inactive level of the input signal truly continues to be received, the up-down counter continues to count down, and therefore, the active level of the input signal is never detected.

In order that the moment the count value of the up-down counter has reached the reference value is deemed to be the moment the active level of the input signal has been detected, it is necessary to count down when the inactive level of the input signal is received. If the counter is not counted down, when the active level of the input signal is received at intervals, the active level of the input signal is detected. Therefore, in order to avoid this inconvenience, any resetting means would become necessary. In the present invention, this inconvenience is avoided by counting down the up-down counter when the inactive level of the input signal is received.

The above and other objects, features and advantages of the present invention will be apparent from the following description of preferred embodiments of the invention with reference to the accompanying drawings.

Brief Description of the Drawings

Fig. 1 is a block diagram of one prior art input signal reading circuit;

Fig. 2 is a timing chart illustrating an operation of the prior art input signal reading circuit shown in Fig. 2;

Fig. 3 is a block diagram of a first embodiment of the input signal reading circuit in accordance with the present invention;

Fig. 4 is a timing chart illustrating an operation of the input signal reading circuit shown in Fig. 3;

Fig. 5 is a block diagram of a second embodiment of the input signal reading circuit in accordance with the present invention; and

Fig. 6 is a timing chart illustrating an operation of the input signal reading circuit shown in Fig. 5.

Description of the Preferred embodiments

Referring to Fig. 3, there is shown a block diagram of a first embodiment of the input signal reading circuit in accordance with the present invention.

The first embodiment of the input signal reading circuit includes an up-down counter 1 receiving an input signal S₁ and a sampling clock S₂ to count up the sampling clock S₂ when the input signal S₁ is at a high level

and to count down the sampling clock S₂ when the input signal S₁ is at a low level. This up-down counter 1 outputs an underflow signal S₅ when a count value of the up-down counter 1 becomes an initial value such as 0 (zero). The shown input signal reading circuit also includes a register 2 for holding a reference value R, and a comparator 2 comparing the count value S₃ of the up-down counter 1 with the reference value R held in the register 1. When the count value S₃ of the up-down counter 1 becomes coincident with the reference value R of the register 2, the comparator 2 generate a coincidence signal S₄. In this embodiment, the up-down counter 1 is so constructed not to count up beyond a count value corresponding to the reference value R.

The underflow signal S₅ and the coincidence signal S₄ are supplied to a reset input R and a set input S of a RS (reset-set) flipflop 7, respectively. Therefore, when the coincidence signal S₄ is generated, the RS flipflop is set to output a Q output signal S₆ of a high level, and when the underflow signal S₅ is generated, the RS flipflop is reset to output the Q output signal S₆ of a low level. This Q output signal S₆ is outputted as a read-out signal.

Now, an operation of the input signal reading circuit shown in Fig. 3 will be described with reference to the timing chart of Fig. 4.

If the input signal S₁ is brought to the high level at a time t₁, the up-down counter starts to count up. At a time t₂, a noise is mixed into the input signal, and the input signal S₁ is brought to the low level, with the result that the up-down counter 1 starts to count down. At a time t₃, the noise disappears, and therefore, the input signal S₁ is brought to the high level again, so that the up-down counter starts to count up again. At a time t₄, the count value S₃ of the up-down counter 1 becomes coincident with the reference value R of the reference value register 2, and the coincidence signal S₄ is generated in the comparator 3, so that the RS flipflop 4 is set to bring the read-out output signal S₆ into the high level. Namely, the read-out output signal S₆ rises up. At a time t₅, the input signal S₁ is brought to the low level, and the up-down counter 1 starts to count down from the reference value R. The count value S₃ of the up-down counter 1 becomes 0 (zero) at a time t₆, and the up-down counter 1 outputs the underflow signal S₅, with the result that the RS flipflop 4 is reset to bring the read-out output signal S₆ into the low level. Namely, the read-out output signal S₆ falls down.

Accordingly, an input signal corresponding to one obtained by subtracting the noise from the input signal from the time t₁ to the time t₅, is read out as the read-out output signal S₆, with a delay time which is shorter than that in the prior art example shown in Fig. 1. In addition, since the read-out output signal S₆ is brought into the high level as soon as the count value S₃ of the up-down counter 1 becomes coincident with the reference value R of the reference value register 2, it is no longer necessary to wait generation of the read timing clock which

was required in the prior art input signal reading circuit shown in Fig. 1 after the counter has reached the predetermined value. Therefore, it is possible to minimize possibility that the input signal cannot be recognized as in the right half of Fig. 2.

Thereafter, the input signal having removed the noise can be similarly obtained as the read-out output signal S_{6i} , as shown in Fig. 4.

Thus, a noisy input signal can be stably read with a small amount of delay and a high degree of fidelity.

Referring to Fig. 5, there is shown a block diagram of a second embodiment of the input signal reading circuit in accordance with the present invention. In Fig. 5, elements similar to those shown in Fig. 3 are given the same Reference Numerals, and explanation thereof will be omitted for simplification of description.

As seen from comparison between Fig. 3 and Fig. 5, the second embodiment is characterized in that the input signal reading circuit includes "n" reference value registers $2_1, \dots, 2_n$, where "n" is an integer not less than 2, "n" comparators $3_1, \dots, 3_n$, and "n" RS flip-flops $4_1, \dots, 4_n$.

The reference value registers $2_1, \dots, 2_n$ hold reference values R_1, \dots, R_n , respectively, where $R_1 < \dots < R_n$. In this embodiment, the up-down counter 1 is so constructed not to count up beyond a count value corresponding to a maximum reference value R_n .

Each of the comparators $3_1, \dots, 3_n$ receives the count value S_3 of the up-down counter 1 in common, and also receives the reference value from a corresponding register. Therefore, the comparators 3_1 receives the reference value R_1 from the corresponding register 2_1 , and the comparators 3_n receives the reference value R_n from the corresponding register 2_n . The comparators $3_1, \dots, 3_n$ output their coincidence signals S_{41}, \dots, S_{4n} to a set input S of the RS flip-flops $4_1, \dots, 4_n$, respectively. Similarly to the first embodiment, each of the comparators $3_1, \dots, 3_n$ generates the coincidence signal S_{41}, \dots, S_{4n} when the count value S_3 of the up-down counter 1 becomes coincident with the reference value R_1, \dots, R_n of the corresponding register $2_1, \dots, 2_n$.

A reset input R of the RS flip-flops $4_1, \dots, 4_n$ receive the underflow signal S_5 from the up-down counter 1. The RS flip-flops $4_1, \dots, 4_n$ outputs their Q output signals as read-out output signals S_{61}, \dots, S_{6n} , respectively.

Now, an operation of the input signal reading circuit shown in Fig. 5 will be described with reference to the timing chart of Fig. 6.

If the input signal S_1 rises up at a time t_1 , the up-down counter starts to count up. At a time t_2 , the count value S_3 of the up-down counter 1 becomes coincident with the reference value R_1 of the reference value register 2_1 , and the read-out output signal S_{61} rises up. At a time t_3 , the input signal S_1 falls down, with the result that the up-down counter 1 starts to count down. At a time t_4 , the count value S_3 of the up-down counter 1 becomes 0

(zero) and the read-out output signal S_{61} falls down. Namely, the read-out output signal S_{61} corresponding to the input signal S_1 having the high level from the time t_1 to the time t_3 , is outputted from the time t_2 to the time t_4 . Similarly, the read-out output signal S_{61} corresponding to the input signal S_1 having the high level from a time t_5 to a time t_7 , is outputted from a time t_6 to a time t_8 .

If the input signal S_1 rises up at a time t_9 , and falls down at a time t_{11} , then, rises up at a time t_{12} , and falls down at a time t_{14} , the read-out output signal S_{61} rises up at a time t_{10} , and the read-out output signal S_{6n} rises up at a time t_{13} . Then, the read-out output signals S_{61} and S_{6n} fall down at a time t_{15} . Thus, all of the read-out output signals S_{61}, \dots, S_{6n} are outputted.

In this second embodiment, an arbitrary signal component can be obtained from one input signal by selecting a desired one of the read-out output signals S_{61}, \dots, S_{6n} .

The invention has thus been shown and described with reference to the specific embodiments. However, it should be noted that the present invention is in no way limited to the details of the illustrated structures but changes and modifications may be made within the scope of the appended claims.

Claims

1. An input signal reading circuit comprising an up-down counter receiving an input signal and a sampling clock to count up said sampling clock when said input signal is at an active level and to count down said sampling clock when said input signal is at an inactive level, said up-down counter outputting an underflow signal when a count value of said up-down counter becomes an initial value;

a register for holding a reference value;
a comparator comparing said count value of said up-down counter with said reference value of said register, to generate a coincidence signal when said count value of said up-down counter becomes coincident with said reference value of said register; and
an output circuit receiving said underflow signal and said coincidence signal for outputting a read-out signal, said output circuit responding to said coincidence signal to bring said read-out signal into a first level and responding to said underflow signal to bring said read-out signal into a second level different from said first level.

2. An input signal reading circuit claimed in Claim 1 wherein said output circuit is formed of a reset-set flipflop which is set by said coincidence signal to bring a Q output signal into a high level, and is reset by said underflow signal to bring said Q output signal into a low level, said Q output signal constituting

said read-out signal.

3. An input signal reading circuit claimed in Claim 1 further including

"n" registers for holding "n" different reference values, respectively, where "n" is an integer not less than 2;

"n" comparators each comparing said count value of said up-down counter with said reference value of a corresponding one of said "n" registers, to generate a coincidence signal when said count value of said up-down counter becomes coincident with said reference value of said corresponding one of said "n" registers; and

"n" output circuits each receiving said underflow signal and said coincidence signal of a corresponding one of said "n" comparators, for outputting a different read-out signal, each of said "n" output circuits responding to said coincidence signal of said corresponding one of said "n" comparators, to bring its read-out signal into said first level and responding to said underflow signal to bring its read-out signal into said second level.

4. An input signal reading circuit claimed in Claim 3 wherein each of said output circuits is formed of a reset-set flipflop which is set by said coincidence signal of said corresponding one of said "n" comparators, to bring its Q output signal into a high level, and is reset by said underflow signal to bring its Q output signal into a low level, said Q output signal constituting said read-out signal.



Fig. 1 PRIOR ART*Fig. 3*

Fig. 2 PRIOR ART




Fig. 4




Fig. 5





Fig. 6





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 11 9666

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	US 4 375 084 A (URUSHIBATA YUKIO) * the whole document *	1,2	H03K5/1252
X	EP 0 343 317 A (HITACHI LTD) * page 3 *	1,2	
A	* figures 5-13 *	3,4	
A	US 4 667 338 A (TOYONAGA KENJI ET AL)		
A	US 5 043 653 A (FOSTER JOSEPH E ET AL)		
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H03K
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 16 February 1998	Examiner Segaert, P
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/82 (P04C01)

This Page Blank (uspto)